Larq Compute Engine: Design, Benchmark, and Deploy
State-of-the-Art Binarized Neural Networks

Tom Bannink\(^*\)\(^1\) Arash Bakthiari\(^*\)\(^2\) Adam Hillier\(^*\)\(^1\) Lukas Geiger\(^*\)\(^1\) Tim de Bruin\(^1\) Leon Overweel\(^1\) Jelmer Neeven\(^1\) Koen Helwegen\(^1\)

Abstract
We introduce Larq Compute Engine (LCE), a state-of-the-art Binarized Neural Network (BNN) inference engine, and use this framework to investigate several important questions about the efficiency of BNNs and to design a new leading BNN architecture. LCE provides highly optimized implementations of binary operations and accelerates binary convolutions by 8.5× compared to their full-precision counterparts on Pixel 1 phones. LCE’s integration with Larq and a sophisticated MLIR-based converter allow users to move smoothly from training to deployment. By extending TensorFlow and TensorFlow Lite, LCE supports models which combine binary and full-precision layers, and can be easily integrated into existing applications. Using LCE, we analyze the performance of existing BNN computer vision architectures and develop QuickNet, a simple, easy-to-reproduce BNN that outperforms existing binary networks in terms of latency and accuracy on ImageNet. Furthermore, we investigate the impact of full-precision shortcuts and the relationship between number of multiply-accumulate operations and model latency. We are convinced that empirical performance should drive BNN architecture design and hope this work will facilitate others to design, benchmark and deploy binary models.

1 Introduction and Motivation
There are many advantages in moving deep-learning-based computer vision computation from cloud datacenters to edge devices, including lower networking requirements, improved end-user privacy and real-time responses. In Binarized Neural Networks (BNNs) a significant proportion of weights and activations are restricted to the binary values, usually \{-1, +1\}. This considerably reduces model size and enables extremely efficient inference using XOR and POPCOUNT operations for binary multiplication and accumulation (Courbariaux & Bengio, 2016).

Although BNNs have the potential to make deep learning applications radically more efficient, in practice floating point or 8-bit quantized networks still dominate deep learning models in production. We see three key reasons for this. First, training BNNs is challenging due to the gradient mismatch problem and the need for optimizing discrete weights. Second, there is a lack of integrated software tooling that can be used to rapidly develop and deploy BNNs. Third, support for BNNs on existing hardware varies, and realizing the full potential of binarization requires custom hardware. In this work we focus on the second issue.

Deep learning inference frameworks like TensorFlow Lite (Google, 2017) have proven essential to the field of deep learning, both for research and for commercial development. These frameworks enable model development guided by direct performance measurements and quickly move from research to production. Although several BNN inference engines have been introduced, such as BMXNet (Yang et al., 2017), DaBNN (Zhang et al., 2019), and Riptide (Fromm et al., 2020), BNN research papers still tend to focus on operation counts and often lack empirical benchmarks.

In this paper, we introduce Larq Compute Engine (LCE), a state-of-the-art inference engine for Binarized Neural Networks. We built LCE with researcher ease-of-use as a top priority, and by integrating with the TensorFlow Keras (Abadi et al., 2015; Chollet, 2015) and Larq (Geiger & Team, 2020) ecosystems, we provide an end-to-end pipeline for training, benchmarking, and deploying BNNs. LCE includes a TensorFlow model graph converter and highly-optimized binarized custom operators for the TensorFlow Lite runtime (Google, 2017). LCE primarily targets 64-bit ARM devices, which includes all modern Android devices and the Raspberry Pi 3 and 4. We show that LCE is faster than existing inference engines for both individual convolutions and complete models, through benchmarks on the Pixel 1 Android phone and Raspberry Pi Model 4B board.
We also demonstrate the power of our integrated approach by providing real-world latency benchmarks for seven major BNNs from the literature and by introducing QuickNet, a new BNN model that uses a straightforward architecture and simple single-stage training method to achieve state-of-the-art performance. Finally, we use LCE to investigate several empirical questions about the design of BNN architectures: (a) What are major latency bottlenecks for BNNs from the literature? (b) What is the latency effect of different kinds of shortcut connections? and (c) How well do MACs correlate with real-world latency?

We hope that by introducing Larq Compute Engine we provide the BNN research community with a versatile tool for designing, benchmarking, and deploying binarized models. LCE is an actively-developed open-source project, available on GitHub at larq/compute-engine.

2 BACKGROUND AND RELATED WORK

2.1 Efficient network design

While accuracy has been the primary goal of much deep learning computer vision research, model efficiency has been an increasingly important topic as DNNs have become larger and their usage has expanded. Particularly the potential for mobile and edge applications has given rise to an increasing focus on efficient network design over the past few years.

Initially, efforts were made to optimize network architectures for theoretical computational efficiency metrics. Iandola et al. (2016) used point-wise convolutions with squeeze and expand modules to reduce the number of network parameters. To reduce the number of operations in the network, MobileNets used depthwise separable convolutions (Howard et al., 2017), inverted residuals, and linear bottlenecks (Sandler et al., 2018). Grouped convolutions similarly helped reduce the number of operations with acceptable accuracy losses (Zhang et al., 2018; Huang et al., 2018).

More recently, state-of-the-art results have been obtained through architecture searches (Howard et al., 2019; Tan et al., 2019; Cai et al., 2020). Crucially, these searches optimize for the trade-off between accuracy and measured quantities such as inference time or energy usage.

Besides these efforts to develop more efficient architectures, there has been a lot of work on making existing networks more efficient through pruning (Han et al., 2015; 2016) and quantization (Zhu et al., 2017; Wang et al., 2019). In this paper we focus on the extreme case of the latter: Binarized Neural Networks (BNNs) with 1-bit weights and activations (Courbariaux & Bengio, 2016; Rastegari et al., 2016).

2.2 Binarized neural networks

Initial attempts of binarizing existing networks resulted in large accuracy drops on all but the most simple tasks (Rastegari et al., 2016; Phan et al., 2020). This motivated a host of more advanced training procedures for binarized networks (Courbariaux et al., 2015; Zhou et al., 2016; Peters & Welling, 2018; Alizadeh et al., 2019; Helwegen et al., 2019; Martínez et al., 2020; He et al., 2020), as well as changes to network architectures to make them more amenable to binarization and minimize accuracy degradation.

Some of these changes focused on more closely approximating higher bit-width networks. One approach has been to add full-precision scaling factors to the binarized weights in order to minimize the $\ell_2$ distance from the corresponding full-precision weights (Rastegari et al., 2016; Bulat & Tzimiropoulos, 2019; Martínez et al., 2020); another has been to use a combination of multiple binarized branches to approximate individual weights (Lin et al., 2017) or network blocks (Zhuang et al., 2019). Zhu et al. (2019) used an ensemble of BNNs, reducing accuracy loss at the cost of increased binary computation. Additional residual shortcut connections for improved information flow have been found to be crucial for training more accurate BNN models (Liu et al., 2018; Bethge et al., 2019).

Recent BNN works have closed the gap with some of the popular higher bit-width architectures such as MobileNetv1 using custom network designs (Bethge et al., 2020) or by making these architectures more amenable to binarization through novel nonlinearities and training procedures (Liu et al., 2020). Neural Architecture Search has also recently been applied to BNNs (Shen et al., 2019; Bulat et al., 2020; Kim et al., 2020). However, while these recent works have made impressive gains in theoretical metrics, they lack evaluation on real hardware. This pursuit of higher accuracy can lead to network designs that might look good on paper, but are hard to implement efficiently (Fromm et al., 2020). We therefore argue to optimize for measured quantities such as inference time, and introduce the tools required to do so.

2.3 Existing frameworks for BNN inference

There are several existing solutions for BNN inference that use XOR and POPCOUNT operations to accelerate binary multiplication and accumulation. Here we provide a brief overview of the various frameworks and compare Larq Compute Engine to the most competitive solutions in Section 4.

BMXNet (Yang et al., 2017) is a BNN framework that extends MXNet (Chen et al., 2015), a general-purpose neural network training and inference library. BMXNet implements a 2D binarized convolution operation with im2col and a binary GEMM (GEneral Matrix Multiplication) kernel, written in C++, using XOR operators and
Larq Compute Engine

DaBNN (Zhang et al., 2019) is a stand-alone library for BNN inference on ARM devices. Like BMXNet, DaBNN implements 2D binarized convolutions with im2col and a binary GEMM kernel, written in hand-tuned 64-bit ARM assembly. DaBNN reports a $8 \times 10 \times$ speed-up for their 2D binarized convolution compared to a floating point implementation. It is very common for BNNs to include full-precision operators, such as in the first and last layers (Rastegari et al., 2016). As DaBNN doesn’t extend an existing inference framework or runtime, all supported operators must be implemented from scratch and optimised for the target platform, which limits the space of model architectures that are supported. This approach maximises flexibility of implementation but significantly increases development cost and limits available features; for example, multi-threaded inference, depthwise floating point convolutions, image up- and down-sampling, as well as lower level mathematical operations like sqrt, min, max or sigmoid are not supported.

TVM (Chen et al., 2018) is a compiler stack for deploying deep learning workloads on a diverse range of hardware back-ends. Instead of using hand-tuned optimised kernels for each operator on each target platform, the project aims to automatically generate fast kernels for running a specific model on a specific device. Built on TVM, Riptide (Fromm et al., 2020) is an end-to-end system for optimised BNN training and inference. Models are trained with TensorFlow, and the TVM TensorFlow graph converter is modified to add support for converting binarized operators such as 2D binarized convolutions. Riptide then extends TVM’s code-generation to generate efficient kernels for these binarized operators targeting 32-bit ARM CPUs. Overall, Riptide reports a $4 \times 12 \times$ speed-up of their BNN models compared to a floating-point implementation. A key focus is on reducing the overhead of intermediate ‘glue’ layers that commonly lie between pairs of binarized convolutions. Riptide replaces these layers (weight scaling, batch normalisation, and binary re-quantization) with a “fused binary glue operation” that, for example, replaces floating point multiplication by approximate scaling with a power-of-two integer shift. The fused binary glue an effective method, though it cannot be applied when there is a residual connection between the two binarized convolutions, as is common in recent BNN literature (Liu et al., 2018; Martínez et al., 2020; Bethge et al., 2020). The TVM compilation process means that Riptide has minimal runtime overhead, and will give good performance for a wide range of possible operators, but—as we show in Section 4—the generated kernels do not perform as well as hand-optimized assembly kernels.

3 Larq Compute Engine

We present Larq Compute Engine (LCE), an open-source BNN inference engine that outperforms existing BNN inference solutions. A high-level overview of the workflow from research to production is shown in Figure 1. LCE extends TensorFlow Lite (Google, 2017), which allows us to take advantage of the existing high-performance runtime and infrastructure for model conversion, benchmarking, and deployment. This makes it to easy adopt LCE in existing production applications. Together with BNN training library Larq (Geiger & Team, 2020) and the LCE converter, this forms an end-to-end solution for training, benchmarking and deploying BNNs. State-of-the-art models available in Larq Zoo, an open-source collection of BNNs, can be deployed directly with LCE.

3.1 Conversion to inference model

Usability is key to enable effective use of Larq Compute Engine for researchers exploring novel architecture designs. After building and training models with Larq (Geiger & Team, 2020), users must be able to easily convert their trained network to a TFLite model file that can be executed by our extended TFLite runtime. We achieve this by introducing a custom converter using the MLIR (Lattner et al., 2020) compiler infrastructure, allowing us to reuse most

Figure 1. Larq Compute Engine workflow from training to deployment built on-top of the TensorFlow software stack (orange) from training (top), to deployment (bottom).
of the existing TFLite conversion passes (Liu, 2019). This results in full support of all TFLite models and enables verification of the correctness of graph transformations applied during the conversion.

Larq, the Keras (Chollet, 2015)-based BNN training library, constructs a TensorFlow graph that emulates the BNN using floating point operations to approximate gradients during training. The main purpose of the converter is to transform this training graph into the TFLite model format for inference and replace the emulated binarized convolutions with truly binary, highly optimized LCE operations.

This infrastructure allows LCE to also handle weight scaling factors as used in Rastegari et al. (2016) and Liu et al. (2018), to fuse threshold-based activation functions as well as channel-wise multipliers and biases—commonly used by batch normalization (Ioffe & Szegedy, 2015)—into the preceding binarized convolution, and to support custom padding formats for faster inference as described in Section 3.2. These graph transformations are crucial for efficient inference as the overhead of full-precision channel-wise operations can become significant when full-precision convolutions are replaced with binary ones.

The MLIR compiler framework makes it straightforward to add more complicated graph optimizations, too. For example, if the output of one binarized convolution is passed through a threshold-based activation function and a batch normalization, and is then consumed by a second binarized convolution (without being used for a residual connection), there is no need to perform full-precision arithmetic or materialize the full-precision values at all. Instead, the direct accumulator output of the first convolution can be thresholded against pre-computed values to yield the binary input to the second convolution. The LCE converter performs these kinds of advanced optimizations automatically, without changes to training code or instruction from the user.

The final model conversion step, after the graph optimization passes, is binary weight compression. In the Larq model graph used for training, the binary weights are stored as float values, but in the LCE model file a single bit is used for each weight value, which reduces the size of the binary weights by a factor of 32.

The converter is available to download as part of the prebuilt larq-compute-engine PyPI package and exposes the model conversion functionality via a single API endpoint.

### 3.2 Operator implementations

Efficient binarized convolutions require not only a fast multiply-and-accumulation loop, but also careful design choices regarding padding, operator fusion, and more. In this section we will cover these topics and discuss some implementation details of the LCE operators.

#### LceQuantize

The binarized layers in LCE expect bitpacked input and are therefore preceded by an LceQuantize operator, which binarizes its input activations by extracting the sign bits\(^1\). Mathematically, a 0 valued bit represents a real value of 1.0 while 1 represents a real value of −1.0. For optimal memory access patterns, the number of channels is padded up to a multiple of 32\(^2\). At this point, the activation tensor is \(32 \times \) smaller than float input would be, and \(8 \times \) smaller than 8-bit quantized input. When the output of a binarized layer is directly used by another binarized layer (and is not required in higher precision, e.g. in a shortcut) then the first binarized layer can directly output bitpacked activations, eliminating this extra LceQuantize operation.

#### LceBConv2d

The primary binarized operator in LCE is a 2D binarized convolution, LceBConv2d. It accepts bitpacked input activations—for example, the output of a LceQuantize operator—and can write full-precision output or bitpacked output. The optimized implementation of LceBConv2d has three stages: first, a standard \texttt{im2col} procedure is used to rearrange the input activations in memory and reduce the convolution computation to a binary matrix multiplication; second, an optimized BGEMM kernel (Binary GEneral Matrix Multiplication) is used to perform the binary multiplication of the inputs with the weights and accumulate the results into 16-bit integers; and finally, an output-type-specific output transformation is applied which incorporates the fused channel-wise operators (see Section 3.1) and writes the final result to the output array.

For padded convolutions, which are very common, the \texttt{im2col} procedure fills the padded locations with zeros. As per the specification of the LceQuantize operator, these correspond to \(+1.0\) values of the original input. We refer to this as one-padding to distinguish it from the default zero-padding in TensorFlow. Although LCE supports zero-padded binarized convolutions, this requires an extra correction step and is therefore slower. Larq provides the option to train binarized layers with one-padding; as we show in Section 5.1, using one-padding rather than zero-padding is not an impediment to training state-of-the-art BNNs.

The BGEMM kernel is implemented on top of the Ruy (Google, 2020) framework, which is the GEMM library developed for use in TensorFlow Lite. This allows us to leverage optimization techniques available in Ruy such as tiling to maximize the number of cache hits, weight packing

\(^1\)For completeness, LCE includes a LceDequantize operator which converts bitpacked data back into \(\pm 1\)-valued float data.

\(^2\)Common binarized networks already have multiples of 32 channels in all their binarized layers, so in practice no padding is performed.
Table 1. An analysis of the computational cost of performing float, 8-bit, and binary multiply and accumulate (MAC) operations using Neon SIMD instructions on the ARM Cortex-A76 CPU. In the float and 8-bit case, there exist specialized instructions that perform a fused multiplication and accumulation into 32-bit registers. Conversely, in the binary case no such fused instruction exists and so each step must be performed separately: eor for multiplication, cnt for 8-bit accumulation, and addp/uadalp for combining 8-bit results into 16-bit results. In the LCE BGE MM kernel we perform 1024 binary MACs using 24 instructions, which takes 13 cycles, or equivalently just over 78 MACs per cycle. Instruction throughput figures are sourced from the Cortex-A76 Software Optimization Guide (Arm Limited., 2019). Throughput figures are theoretical sustained maximums which assume optimal instruction scheduling without CPU pipeline stalls and do not account for potential latency from loading data into registers.

<table>
<thead>
<tr>
<th>Precision</th>
<th>MAC instruction sequence</th>
<th>Throughput (instructions / cycle)</th>
<th>Throughput (MACs / cycle)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Float</td>
<td>fmla</td>
<td>2</td>
<td>8</td>
</tr>
<tr>
<td>8-bit</td>
<td>sdot</td>
<td>2</td>
<td>32</td>
</tr>
<tr>
<td>Binary</td>
<td>eor</td>
<td>2</td>
<td>78</td>
</tr>
<tr>
<td></td>
<td>cnt</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>addp/uadalp</td>
<td>2 / 1</td>
<td></td>
</tr>
</tbody>
</table>

to optimize memory access patterns, and multi-threading parallelization. At the core of the BGE MM kernel is 64-bit ARM assembly code that loads data (bitpacked weights and activations) from memory into CPU registers and performs the binary multiplication and accumulation operations (MACs). The code is optimized to maximize the use of the available vector register space so as to reduce weight-reloading from memory, and to reduce the frequency of CPU pipeline stalls according to the ARM Cortex-A Software Optimization Guide (Arm Limited., 2019). Loading binary data into registers is no different from loading float or 8-bit data; however, float and 8-bit MACs often benefit from dedicated CPU instructions which on current hardware platforms aren’t available for binary MACs, which is why binarization speedups of $32 \times$ or $64 \times$ are unrealistic. Table 1 shows how float, 8-bit, and binary MACs can be implemented using Neon SIMD instructions and compares the theoretical maximum MAC throughputs. The speed of the binarized convolution also depends on how efficient the CPU cache can be used, and to where binarized layers have an advantage. For example, the weights of a binarized convolution with 256 filters of size $3 \times 3$ acting on 256 input channels take up 72 KiB of space which often fits entirely in the L2 cache, unlike the float or 8-bit equivalents. In Section 4 we present real world benchmarks of these implementations.

As discussed in Section 3.1, when writing full-precision output \texttt{LceBConv2d} supports a fused activation function and per-channel full-precision multiplier and bias. For full-precision convolutions, the fused multiplication can be performed “for free” because the multiplier values can be directly folded into the convolution weights and bias. For a binarized convolution with binary weights this is not an option, and so \texttt{LceBConv2d} has two extra inputs for per-channel full-precision values to be used as the multiplier and bias. These fused operations are performed directly on the BGE MM accumulator values, before they are written to memory, which avoids the extra read and write that would occur without operator fusing. Conversely, when writing bitpacked output the BGE MM accumulator values are compared with thresholds pre-computed in the converter to decide whether each output value is a one or zero bit.

\textit{LceBMaxPool2d}

Networks that contain a full-precision MaxPool layer directly followed by a binarized convolution layer can be optimized by binarizing the activations before the MaxPool layer instead, since $\max(\sign(X)) = \sign(\max(X))$. The LCE converter recognizes this pattern automatically and emits the \texttt{LceBMaxPool2d} operator. It acts on data bitpacked by the \texttt{LceQuantize} operator and simply takes the bitwise AND to efficiently compute the binary maxpool.

4 BENCHMARKS

In this section we present various performance results measured using Larq Compute Engine. The measurements were taken on a Pixel 1 phone as well as a Raspberry Pi Model 4B with a 64-bit OS (Ubuntu LTS 20.04). The main text shows only the Pixel 1 benchmarks unless stated otherwise; the equivalent Raspberry Pi 4B numbers can be found in the appendix along with additional benchmarks on a Pixel 5 phone. All non-binary operators use the TensorFlow Lite implementation without modifications, and all TensorFlow Lite delegates are disabled.

4.1 The latency impact of binarizing convolutions

We first investigate the impact of binarization on individual convolutional layers. As an example we consider the four main convolutions that appear in ResNet18, a network architecture that has inspired numerous BNN designs.
latencies of binarized versions of these are compared to their full-precision counterparts in Figure 2. We also benchmark 8-bit quantized versions of these convolutions, as near-lossless 8-bit quantization of networks like ResNet is now commonplace.

We see a large speedup across all four layers. Binarization reduces latency by $12 - 17 \times$ compared to the floating-point implementation, with the largest performance gains being in the layers with the most channels.

In Section 3.2, we explained that on the ARMv8-A platform, the CPU instructions performing the binary MACs, allowed for a theoretical throughput of 78 binary MACs per clock cycle compared to 32 8-bit MACs or 8 float MACs, if we completely ignore memory reads and other operations. These theoretical numbers would suggest a $9.75 \times$ speedup over float and a $2.43 \times$ speedup over 8-bit convolutions. Memory reads, on the other hand, would be $32 \times$ and $8 \times$ faster, respectively. The actual speedup factors, as shown in Figure 2, turn out to be higher than these theoretical MAC throughput numbers. This can be attributed to memory reads and better cache efficiency for binarized layers.

Moving beyond a handful of examples, we next investigate a large space of convolutions of different dimensions. Channels range from $\{32, 64, 96, 128, 160, 256\}$; input width and height range from $\{8, 16, 32, 64\}$, and kernel sizes are $3 \times 3$ or $5 \times 5$. All included convolutions preserve the dimensions of the activation tensor, i.e. they have a stride of one, use equal padding and the number of input and output channels are the same. The number of MAC operations in the investigated blocks range from roughly 0.6 million to 6.5 million, and the floating point latency on a Pixel 1 ranges from 0.01 ms to over 850 ms.

The results are shown in Figure 3. We see that there is an approximately linear relationship between the number of MACs and latency for all three precisions. However, we also immediately see substantial deviations from this linear relationship even for medium-sized convolutions. The input and output activations all have the same dimensions. Channels range from $\{32, 64, 96, 128, 160, 256\}$; input width and height range from $\{8, 16, 32, 64\}$ and kernel sizes are 3 or 5.

Although there is no universal speedup, we can give an approximate range of the efficiency gain one can expect from binarization on a Pixel 1. We can look at the speedup for each convolution benchmarked in Figure 3 individually and look at the range and the mean of these speedups. Arguably, speeding up larger convolutions is more important and so we also take a weighted mean, where speedups are weighted by the full-precision latency of the block. The results are summarized in Table 2.

It should be noted that this speedup is highly platform-dependent and may be very different on hardware platforms with different designs, instructions, or inference frameworks.
Table 2. Speedup of binarized convolutions on Pixel 1 with LCE, compared to 8-bit integer or floating point precision with TensorFlow Lite. We determine this speedup for a large range of individual convolutions and provide the mean, latency-weighted mean and overall range.

<table>
<thead>
<tr>
<th>Precision</th>
<th>Mean</th>
<th>Weighted mean</th>
<th>Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 vs. 32</td>
<td>15.0×</td>
<td>15.1×</td>
<td>8.5–18.5×</td>
</tr>
<tr>
<td>1 vs. 8</td>
<td>10.8×</td>
<td>11.6×</td>
<td>6.1–13.4×</td>
</tr>
</tbody>
</table>

4.2 Comparison to other BNN inference frameworks

Figure 4 shows the latencies for the same binarized convolutions as in Figure 2 but now measured with the different inference frameworks introduced in Section 2.3. The kernel dimensions were chosen to match the sizes used in the BiRealNet architecture and the benchmarks presented in Zhang et al. (2019). These numbers were only measured on a Raspberry Pi 4B and not on a Pixel 1 phone because not all frameworks allowed deployment on the latter. Furthermore, Table 3 compares measurements of the overall latencies of BiRealNet, BinaryAlexNet and QuickNet (see Section 5.1) across different frameworks (Liu et al., 2018; Hubara et al., 2016). LCE significantly outperforms the other frameworks in the full model benchmarks and shows a clear performance improvement for single binarized convolutions for all kernel sizes except (A), where DaBNN is slightly faster due to its specialized implementation for this kernel size. LCE does not achieve the optimal performance in this setting since its im2col implementation performs optimally when height × width × in channels is a multiple of 128.

Table 3. Comparison of full model latencies of LCE versus DaBNN and TVM measured in ms on a Raspberry Pi 4B. For a fair comparison, measurements excluding the first full precision block are shown in parentheses, as it dominates the inference time in some cases.

<table>
<thead>
<tr>
<th>Library</th>
<th>BinaryAlexNet</th>
<th>BiRealNet</th>
<th>QuickNet</th>
</tr>
</thead>
<tbody>
<tr>
<td>DaBNN</td>
<td>unsupported</td>
<td>119.8 (58.8)</td>
<td>unsupported</td>
</tr>
<tr>
<td>TVM</td>
<td>647.8 (30.3)</td>
<td>862.9 (212.5)</td>
<td>245.5 (222.5)</td>
</tr>
<tr>
<td>LCE</td>
<td>36.7 (13.7)</td>
<td>87.0 (42.1)</td>
<td>52.1 (46.0)</td>
</tr>
</tbody>
</table>

5 DESIGING BNNs USING LCE

In this section we leverage LCE to design accurate and efficient BNNs and to analyse performance characteristics of commonly used binarized models in literature.

5.1 QuickNet: a simple, state-of-the-art BNN

The ability to evaluate on-device latency allows us to design novel architectures that are guaranteed to deliver on the desired accuracy-latency tradeoff. While this opens up many possibilities, including neural architecture search and large-scale hyperparameter tuning to discover novel architectures, in the following we strive for simplicity and aim to develop an efficient network architecture that is easy to train from scratch without the need for complex multi-stage training procedures and can serve as a baseline for future research.

Our architecture follows previous work (Liu et al., 2018; Martínez et al., 2020; Bethge et al., 2019) and uses four blocks $i \in \{0, 1, 2, 3\}$, each consisting of $N_i$ binary $3 \times 3$ convolutions with filter size $k_i$ and residual connections over each layer. All binarized layers use one-padding (see Section 3.2) and ReLU activations (Glorot et al., 2011), and are followed by a batch normalization layer (Ioffe & Szegedy, 2015). Transition blocks between each residual section halve the spatial resolution and increase the filter count. After the final residual block, global average pooling and a full-precision fully connected layer are used to map to the 1000 classes used by ImageNet (Deng et al., 2009).

Using the detailed operation level profiling of LCE, we can analyse similar models and clearly identify bottlenecks in the network structure. The performance profiles of BinarizedDenseNet28 and RealToBinaryNet (Bethge et al., 2019; Martínez et al., 2020) in Figure 5 clearly show the large impact of the first layer and other non-binary operations.

To improve the efficiency of the full-precision first layer while retaining competitive accuracy, we use a small $3 \times 3$ convolution with 16 filters and a depthwise separable convolution to increasing the feature size and decrease the spatial resolution from $224 \times 224$ to $56 \times 56$ using striding as shown in Figure 6a. The transition block (see Figure 6b) consists of a $3 \times 3$ antialiased max pooling (Zhang, 2019)—which

Figure 4. Comparison of the performance of LCE versus DaBNN and TVM on representative convolutions. The dimensions of the convolutions are the same as in Figure 2.

The architecture was slightly modified compared to Hubara et al. (2016) to match the model used in Fromm et al. (2020).
Figure 5. Breakdown of execution latencies stacked with respect to the layer number for three models: BinaryDenseNet28 (BDN), RealToBinaryNet (R2B) and QuickNet Large (QNL). This clearly shows the non-negligible runtime impact of non-binary operations in BinaryDenseNet and RealToBinaryNet as well as the significant impact of the first layer in those networks. QuickNet greatly improves in both of these areas resulting in a more efficient network.

Figure 6. Full precision blocks in QuickNet, used for spatial downsampling of (a) the input and (b) the feature map of block $i$.

We train 3 models on the ImageNet dataset (Deng et al., 2009) for different latency targets and adjust the number of layers and filters according to Table 4. The networks are trained from scratch for 600 epochs on 4 NVIDIA V100 GPUs with a batch size of 2048 using the Adam optimizer (Kingma & Ba, 2015) with initial learning rate 0.01 and the straight-through estimator (Hubara et al., 2016) for binary weights and stochastic gradient descent with momentum 0.9 and learning rate of 0.1 for full-precision variables. We use a linear warmup over 5 epochs for both learning rates up to their initial value and decay to zero during training using a cosine schedule. Training images are preprocessed according to Tan & Le (2019) except for the largest model which slightly benefited from the additional augmentation. Table 4 lists the training and validation accuracies for all three models.

Next we analyze the performance of QuickNet and compare against various popular binary architectures from the literature. Reference implementations and pretrained weights for all models discussed in this section are available in Larq Zoo. Although efficiency is a key motivation behind the development of binary architectures and algorithms, most of the original papers do not measure on-device latency and instead resort to indirect measurements such as number of MACs and binary operations.

Figure 7 shows the accuracies and latencies of QuickNet compared to various models from previous works (Liu et al., 2018; Hubara et al., 2016; Bethge et al., 2019; 2020; Martínez et al., 2020; Rastegari et al., 2016). We see that since the early AlexNet-based architectures, accuracies have improved substantially while memory footprints have markedly decreased. We can also observe that BiRealNet, RealToBinaryNet and QuickNet in particular have moved the pareto-front significantly forward, while other architectures such as BinaryDenseNet and MeliusNet have not fundamentally altered the landscape but rather trade higher accuracy against a worse latency.

<table>
<thead>
<tr>
<th>$N$</th>
<th>$k$</th>
<th>train (%)</th>
<th>eval (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>(4, 4, 4, 4)</td>
<td>(32, 64, 256, 512)</td>
<td>59.9</td>
<td>59.4</td>
</tr>
<tr>
<td>(4, 4, 4, 4)</td>
<td>(64, 128, 256, 512)</td>
<td>64.3</td>
<td>63.3</td>
</tr>
<tr>
<td>(6, 8, 12, 6)</td>
<td>(64, 128, 256, 512)</td>
<td>59.1</td>
<td>66.9</td>
</tr>
</tbody>
</table>
5.2 How do shortcuts affect BNN inference speed?

Since their introduction in Liu et al. (2018), full-precision shortcuts have been pervasive in BNN architectures due to the large improvement in accuracy they provide. Such shortcuts enable the preservation of full-precision information in the forward pass and may facilitate training by carrying non-distorted gradient signals during the backward pass. They are very attractive in theoretical metrics, as they do not increase memory footprint or the number of MACs.

However, they do impact the implementation of binarized networks. Whereas element-wise operations in a completely binarized architecture such as Binary AlexNet (Hubara et al., 2016) can be replaced with a single binarization function, full-precision shortcuts require normal evaluation of the transformations associated to batch normalization and activation functions. Existing work such as Fromm et al. (2020) emphasize the benefits of binarizing all intermediate activations. The question of their actual impact on latency is therefore of great practical significance.

To quantify the impact of full-precision shortcuts on latency, we perform latency measurements of different type of network blocks, as depicted in Figure 8. For the full-precision blocks, this only introduces an additional Add operation. For binarized operations, on the other hand, the shortcut introduces an Add but also forces the previous layer to write full-precision output rather than bitpacked data which means that the input activations of a subsequent binarized convolution need to be bitpacked separately, as indicated by the LceQuantize layer in the diagram. Nevertheless, as we can see in Figure 9, the speed-ups remain roughly equivalent to that of binarized convolutions without shortcuts, and their absolute impact of latency is small. Furthermore, Table 5 shows a breakdown of the contribution that each operator makes to overall latency of the QuickNet model, which makes it clear that the extra cost of binarized residual blocks comes from the full-precision Add rather than the more complex output transformation or extra bitpacking.

These results suggest that at least on this type of hardware, the use of full-precision shortcuts really does drastically improve the pareto-front for BNNs.

5.3 Are MACs a useful proxy-metric for latency?

MACs are still commonly used to estimate the efficiency of models despite numerous warnings stating they are an unreliable guide when searching for efficient model designs (Wang et al., 2019; Tan et al., 2019; Ma et al., 2018). This question is even more complicated in the case of BNNs because in order to come up with a scalar metric it is necessary to assume a fixed relative performance between binarized and full-precision operations. The factor 64 or values close to it is often used in the literature, based on the theoretical argument that the complexity of multiplication grows with the square of the precision (Liu et al., 2018). Some papers...
This paper introduces Larq Compute Engine, a state-of-the-art inference engine for Binarized Neural Networks. Built on top of TensorFlow and TensorFlow Lite, LCE and Larq provide an end-to-end solution for training BNNs and benchmarking them on mobile devices. The highly optimized BGEMM kernels in LCE provide speedups of $8.5 \times$ to $18.5 \times$ on Pixel 1 phones, while a MLIR-based converter handles the mapping from training graph to inference model, taking care of converting the emulated binary operations used during training to true binarized operations and the management of bitpacking and activation precision throughout the network. This brings the software infrastructure for deploying BNNs to the same level as the infrastructure for higher precision models provided by TensorFlow and TensorFlow Lite, thus resolving one of the key obstacles to wide-scale usage of BNNs.

With LCE in place, we have been able to investigate several questions with practical importance to the development of BNNs. First, we have identified latency bottlenecks in existing network designs and shown that full-precision parts of architectures are often a major component of the overall latency of the models. Using these insights we have been able to design QuickNet—a simple, easy to reproduce binary architecture that outperforms existing binarized model in terms of accuracy and latency while using a larger fraction of binarized operations. Second, we have looked in more detail at the impact of full-precision shortcuts on latency, a topic of some controversy in the literature. We have demonstrated that although shortcuts bring some overhead in terms of latency the additional overhead is marginal and well worth the accuracy gains provided by these shortcuts. Third, we have investigated the value of MACs in designing new architectures and we have confirmed the number of MAC is a poor predictor for latency when comparing highly divergent architecture designs.

We are very excited about the future of binarized models—we see numerous opportunities and hope that LCE will facilitate further progress in the field. While QuickNet is a state-of-the-art binarized model, it is only a first step in the measurement-driven design of neural networks. On the architecture side, it has now become possible to unify the emerging field of binarized neural architecture search with the hardware-in-the-loop based approaches that have generated so much progress for full-precision models. We also note we have not focused on training methods here, and we expect QuickNet can improve further by applying more sophisticated methods such as knowledge distillation.

Above all, we hope that by providing a software framework that is high quality, easy to use and fully integrated, we will lower the barrier to experimentation with entirely novel designs and algorithms.

Finally, we want to note that hardware is a crucial component in the road towards efficient deep learning, and deployment to 64-bit ARM devices such as mobile phones is only a first step for bringing BNNs to the real world. As we discussed, most existing hardware platforms come with specialized support for full-precision or 8-bit matrix multiplication, such as vectorized MAC instructions, without providing the binarized counterpart of such operations. There is an opportunity for further large performance improvements through customized hardware for BNNs.

**ACKNOWLEDGEMENTS**

We are grateful to all contributors to Larq Compute Engine and the Larq Ecosystem.
REFERENCES


Chollet, F. Keras. https://keras.io, 2015.


Liu, F. Building TensorFlow converter tools with MLIR, 2019. URL https://drive.google.com/file/d/1ZCLtiEm5cVON34JrnUTvm5XdhjYz3DXV.


A BENCHMARKS ON RASPBERRY PI 4B

We provide the benchmark numbers on the Raspberry Pi 4B, for comparison with the numbers on a Pixel 1 phone presented in the main text.

For the example convolutions, the performance for the various precisions is shown in Figure 11. The relationship between MACs and latency of individual convolutions is shown in Figure 12. The associated speedups are described in Table 6. We see that speedups with respect to floating point convolutions is slightly better while improvement with respect to 8-bit quantized convolutions is a bit lower.

The accuracy and latency of existing BNN models and QuickNet on the Raspberry Pi is shown in Figure 13. The latency for various shortcut configurations are compared in Figure 14, and the relationship between MACs and latency is shown in Figure 15.
B  BENCHMARKS ON PIXEL 5 PHONE

We provide additional benchmark numbers on the Pixel 5 phone running Android 11 in Figure 16. The Cortex-A76 CPU used in the Pixel 5 phone includes the sdot instruction which significantly improves performance of 8-bit convolutions compared to the Pixel 1 and Raspberry Pi 4B.

Figure 16. The impact of binarization on latency of convolutional layers with $3 \times 3$ kernel for the same convolutions as in Figure 2 on a Pixel 5 phone. With respect to floating point, we observe binary speedups of between $11.5 \times$ for (A) and $16.5 \times$ for (D). With respect to 8-bit, we observe speedups of between $2.7 \times$ and $3.7 \times$.

Figure 15. The relationship between MACs and latency for the BNNs in Larq Zoo. Based on Table 6, here we assume a scaling of 17 binary MACs per full-precision MAC - the combined number is referred to as eMACs to indicate the assumed equivalence. Compare to Figure 10.

Figure 14. Study of the impact of full-precision shortcuts on latency on a Raspberry Pi 4B. See Figure 9 for details.