Modern deep neural networks increasingly make use of features such as control flow, dynamic data structures, and dynamic tensor shapes. Existing deep learning systems focus on optimizing and executing static neural networks which assume a pre-determined model architecture and input data shapes—assumptions that are violated by dynamic neural networks. Therefore, executing dynamic models with deep learning systems is currently both inflexible and sub-optimal, if not impossible. Optimizing dynamic neural networks is more challenging than static neural networks; optimizations must consider all possible execution paths and tensor shapes. This paper proposes Nimble, a high-performance and flexible system to optimize, compile, and execute dynamic neural networks on multiple platforms. Nimble handles model dynamism by introducing a dynamic type system, a set of dynamism-oriented optimizations, and a light-weight virtual machine runtime. Our evaluation demonstrates that Nimble outperforms existing solutions for dynamic neural networks by up to 20× on hardware platforms including Intel CPUs, ARM CPUs, and Nvidia GPUs.

1 INTRODUCTION

As deep learning-based applications have become ubiquitous, so have systems for optimizing, executing, and deploying such applications. A number of systems research projects focus on enhancing the performance of a subset of pre-trained models produced by deep learning (DL) researchers on various platforms (Dahl et al., 2012; Han et al., 2016; Johnson et al., 2016; Liu et al., 2019; Wang et al., 2019). Specifically, these models represented as static data flow graphs where the sizes of each input and output (i.e., tensors or n-dimensional arrays) are known a priori, ensuring the execution path remains unchanged on every invocation. We refer to models with this static nature as static models. Continued advances in neural networks, especially those in natural language processing, have introduced new dynamism in models, such as control flow (Hochreiter & Schmidhuber, 1997; Sutskever et al., 2014), dynamic data structures (Tai et al., 2015; Liang et al., 2016), and dynamic shapes (Devlin et al., 2018). We refer to models exhibiting these behaviors as dynamic models.

As dynamic models mature and continue to move from research to production, it calls for an efficient and cross-platform inference system. This poses new challenges for deep learning practitioners, as dynamic models introduce input-dependent graph topology, breaking existing system assumptions and invalidating optimizations designed for purely static data flow graphs. However, no existing solutions fulfill these requirements.

Many existing approaches to dynamic model optimization apply or extend existing deep learning frameworks (Xu et al., 2018; Gao et al., 2018; Yu et al., 2018; Jeong et al., 2018; Neubig et al., 2017; Looks et al., 2017). However, deep learning frameworks optimized for training can be limiting in model inference settings due to their rich feature set. In order to realize these features frameworks are often monolithic, large, and non-portable. Moreover, approaches which inherit from frameworks rely on third-party kernel libraries such as OpenBLAS (Zhang et al., 2014), cuDNN (Chetlur et al., 2014), and oneDNN (Intel, 2020) to achieve competitive performance. These libraries expose a fixed set of operators for the corresponding hardware, compromising the portability of dynamic models which require a large number of operators with varying data types and shapes. Designing a new interface independent of existing frameworks provides a clean programming model but often at the cost of performance, due to dynamic interpretation of the model (Neubig et al., 2017).

An alternative approach that has generated significant interest in both academia and industry is the end-to-end optimization of neural networks using deep learning compilers, such as XLA (XLA Team, 2017), Glow (Rotem et al., 2018), TVM (Chen et al., 2018a), and MLIR (Lattner et al., 2021). Deep learning compilers differ from traditional deep learning frameworks by separating execution into a compi-
lutation, and a runtime phase. The compilation phase enables whole-model optimization at the graph level, and workload specific kernel code-generation for multiple hardware platforms, while the runtime executes the compiled module.

However, deep learning compilers have been primarily restricted to static models due to lack of support for dynamism. Specifically, in order to compile and execute the dynamic models, a system requires an intermediate representation (IR) which can statically represent dynamic constructs, a code generator which can generate kernels for dynamically varying data shapes, and a runtime to handle the dynamic execution and kernel dispatch accordingly. Further, dynamic-specific optimizations, such as dynamic memory planning, the process of statically optimizing dynamic allocations, are necessary to achieve desirable performance. None of these features exist in the current deep learning compilers.

To this end, we present Nimble, a high-performance and portable system for compiling, optimizing, and executing dynamic neural networks on multiple platforms. To the best of our knowledge, this is the first attempt to systematically handle dynamic models from a compiler perspective. First, we introduce type system extensions to handle data with unknown dimension, which is common in dynamic models, by performing type checking and inference for shapes with Any. Second, we devise several optimizations specific to dynamic models, including dynamic shape-aware code generation, memory planning, and device placement. Third, we propose a virtual machine (VM)-based runtime, which decouples the platform-independent controlling logic and platform-dependent kernel implementation, to be portable, light-weight, and most importantly, able to execute dynamic models.

Evaluation on LSTM (Hochreiter & Schmidhuber, 1997), Tree-LSTM (Tai et al., 2015) and BERT (Devlin et al., 2018) shows that Nimble lowers the latency by 1.05× to 19.9× compared to the best solution whichever on mainstream hardware platforms both in the cloud (Intel CPUs and Nvidia GPUs) and at the edge (ARM CPUs).

In summary, this paper makes the following three core contributions:

• Designs and implements tensor based abstract machine and gives the overview of Nimble. Section 3 presents the design and implementation of the compilation flow of Nimble, followed by VM-based runtime in Section 4. Section 5 provides the evaluation results using various models on different hardware platforms. Section 6 covers related work, and Section 7 concludes the paper.

2 Challenges and Our Approach

2.1 Limitation of Deep Learning Compilers

As aforementioned, existing solutions to dynamic models either rely on or extend deep learning frameworks. These solutions bring significant challenges in portability and cross-platform support due to the gigantic codebase and the vendor library dependency. Deep learning compilers provide an alternative approach as being portable across platforms with minimal memory footprint by virtue of being light-weight and dependency-free.

However, current deep learning compilers are not able to process dynamic models due to the following dynamism-specific features.

• An IR for representing dynamism. Performing data type and shape inference on static models is straightforward as they are known during declaration and remain unchanged during runtime. However, the shape of an input tensor may vary wildly across different input samples in a dynamic model. The emergence of control flow constructs further complicates this problem as different execution paths can emit substantially different data. A fully static IR, hence, is inadequate to cope with the dynamic characteristics of these models.

• A set of dynamic-oriented optimizations. Existing deep learning compilers, e.g., TVM (Chen et al., 2018a) and Glow (Rotem et al., 2018), expect static input for each optimization. The memory spaces of each tensor are pre-allocated and their live cycles are determined using a dedicated optimization pass. They also ensure the homogeneous execution of the entire model because all kernels are executed on the same device. However, these optimizations may completely break when dynamism appears, in which different execution paths possibly require different amounts of memory with undetermined sizes before runtime. Therefore, certain IR nodes may be introduced to help runtime type inference and memory allocation. The operations in these nodes are intrinsically more CPU friendly, which would lead to the serious performance problem if not placed correctly.

• A symbolic kernel code generator. Code generation (codegen) is responsible for generating high-performance executable kernels for operators. Recent research (Chen et al., 2018a; Zheng et al., 2020b; Adams et al., 2019; Zheng et al., 2020a) has achieved impressive results in kernel performance with static shapes on multiple back-
To address these challenges, this paper presents \textit{Nimble}, a compiler and runtime that executes dynamic models in multiple platforms.

## 2.2 Our Approach

To address these challenges, this paper presents \textit{Nimble}, a high-performance and flexible system for compiling and optimizing dynamic models for multiple platforms. In general, the design goals of \textit{Nimble} are:

1. **Supporting dynamic models.** \textit{Nimble} targets models with all types of dynamism, including control flow, dynamic data structures, and varied data shapes.

2. **Being portable and light-weight.** The module that \textit{Nimble} produces should be executable across a number of platforms on the cloud (high-end CPUs and GPUs) and at the edge (low-power CPUs and GPUs). The runtime should be light enough to run on devices with minimal compute power and memory capacity.

3. **Enabling high performance.** \textit{Nimble} should be performant in the context of dynamism across platforms.

Figure 1 shows the system architecture of \textit{Nimble} that we propose to achieve the aforementioned design goals. It is a system consisting of two major components, namely a compiler and a runtime. \textit{Nimble} takes a model in the format of mainstream deep learning frameworks, converts it into a unified intermediate representation (IR), then optimizes and compiles the IR into an executable that contains both platform-agnostic bytecode and platform-dependent kernel code, and finally loads the executable to execute in the VM-based runtime. The bytecode is executed by \textit{Nimble}’s runtime interpreter, which is shareable across various platforms. This design effectively enables us to only maintain one version of the execution logic, but focus more on the performance critical operator kernels. The kernels are optimized for a specific hardware platform to achieve high performance.

To effectively support dynamic models without performance degradation for static models, we introduce various analysis and optimization techniques in \textit{Nimble}’s compiler. First, a set of IR extensions are devised to represent dynamic shapes (Any shape) and dynamic allocations for static optimization of dynamic program behaviors (Section 3.1). Second, shape functions are attached to operators to compute the output shapes dynamically and perform type checking at runtime (Section 3.2). Third, a memory planning optimization is employed to reduce the amount of memory consumed (Section 3.3). Fourth, a heterogeneous device placement mechanism is designed to place IR nodes on “the-best” device to reduce expensive cross-device data transferring and synchronization (Section 3.4). Finally, the compiler features a code generator that is capable of specializing the codegen of certain likely shapes (Section 3.5). Once the executable with dynamic behavior is compiled, the VM-based runtime can load and interpret it with intelligent dynamic kernel dispatching (Section 4). We detail the design and implementation of each of these features in the subsequent sections.

## 3 Compiler Support for Dynamism

A key challenge preventing existing deep learning compilers from handling dynamism is the lack of a uniform and dynamic representation. For example, optimizations and runtime of existing IR, e.g., TVM, always assume the presence of static shape information. These assumptions introduce quite a few challenges for optimization to dynamism.

In order to handle dynamism, we design a set of IR extensions which expose the essential semantics required to optimize dynamic programs. The approach is implemented in \textit{Nimble} on top of the Apache TVM (version 0.6) deep learning compiler infrastructure (Chen et al., 2018a) to leverage its frontend converters from various DL frameworks to its IR. TVM’s frontends alleviate the need to frontend specific details enabling our work to focus on contributions such as IR extensions and optimizations. To use \textit{Nimble}, one only needs to feed it with a pre-trained model, perform compilation and then inference. Furthermore, the lessons here are applicable to other compiler efforts.

This section describes how we transform standard TVM programs into our dynamic dialect to easily apply static optimizations to dynamic programs, much as we do in the
traditional compiler optimization. Particularly, we detail three key components required to compile dynamic models.

- An extended type system which enables static tracking of dynamic shapes.
- A series of optimization passes that make dynamic output shapes, allocation, and device placement explicit.
- A set of codegen techniques for producing code of kernels with dynamic input and output shapes.

3.1 Typing

Deep learning compilers use type systems to represent, check and infer the data types and shapes of tensors. In some frameworks and compilers this is separated into two steps, shape inference and data type inference. TVM performs both simultaneously and refers to them as type inference (Roesch et al., 2019), a terminology we will use throughout the section.

A Tensor Type is designated by an n-dimensional shape (defined as a tuple of integers describing the tensor’s dimensions) and a data type (e.g. float32 or int64). Current deep learning IRs only support codegen when all dimensions of a tensor’s shape are known at compile-time, i.e., static shapes are mandatory for type inference and checking.

In the context of dynamic models, many data shapes can only be determined at runtime. Therefore, the previous assumption of static data shapes does not hold. In order to support dynamic data shapes, Nimble introduces a special dimension called Any to represent statically unknown dimensions. For example, we can represent a tensor type as Tensor[(1, 10, Any), float32], where the size of the third dimension in this tensor is unknown while the other two dimensions have concrete values. This concept has been introduced in other frameworks. Janus (Jeong et al., 2019) uses similar denotation to represent a dynamic dimension but only for type unification, while Nimble extends type inference to handle Any as described next.

Operator Type Relation A type relation describes the relationship between types of operator inputs and outputs. The type system of TVM relies on these type relations to infer and bidirectionally propagate type and shape relationships between inputs and outputs of operators across the whole network.

The type relation must be generalized to properly handle dynamic shapes. For example, a program which grows a tensor on each loop iteration (a case existing in the decoder of many NLP models) is both impossible to type and compile without proper type system support. With the introduction of Any, we are able to improve the existing type relations to support dynamic models.

There are two dynamic type relation cases in particular. First, operators with dynamic output shapes depending on the input data, such as \texttt{arange}, \texttt{unique} will use Any to describe those shapes. Second, when input shapes contain Any dimension, the type relation needs to propagate Any correctly to the output types and relax typing constraints that hold in the static cases when necessary. For example, the rules for \texttt{broadcast} type relation between two dimensions with Any are defined as follows:

\[
\begin{align*}
\text{broadcast}_{\text{rel}}(\text{Any}, 1) & \rightarrow \text{Any} \\
\text{broadcast}_{\text{rel}}(\text{Any}, d) & \rightarrow d \quad (d > 1) \\
\text{broadcast}_{\text{rel}}(\text{Any, Any}) & \rightarrow \text{Any}
\end{align*}
\]

Note that due to the presence of dynamic shapes, these type relation rules can no longer rule out all type errors at compile-time. For example, for the second rule shown above, when Any is neither 1 nor d at runtime, it then violates the broadcast type constraints. To address this, we take the gradual typing (Siek & Taha, 2006) approach and leave certain type checking at runtime after Any is instantiated by a concrete value (see Section 3.2 for more details). One could eliminate these errors using a more advanced type system, but at increased complexity.

Type Inference One caveat of the Any dimension is that unknown dimensions will propagate during type inference, reducing chances for shape specialization. To limit the loss of precision introduced by using Any dimensions, we introduce sub-shaping to the type system. Much like sub-typing used in popular programming languages (Liskov & Wing, 1994; Amadio & Cardelli, 1993), our type system extension enables values with concrete dimensions to be valid sub-types of tensor types with dynamic dimensions. For example a Tensor[(128, 128), f32] is a valid sub-type of Tensor[(any, 128), f32]. Furthermore we use program analysis to detect and remove unnecessary dynamism, by communicating extra shape information which can be used in downstream compilation. We do this in two critical spots: first we refine any false dynamic dimensions, and second, in code generation we use a single variable dimension for equivalent dynamic dimensions.

3.2 Shape Function

The introduction of Any dimension invalidates the pre-accumulation mechanism adopted in the existing deep learning compiler. Instead, we now have to track the amount of memory required to be allocated in parallel to computing. Furthermore, static type checking cannot eliminate all type errors at compile-time due to dynamic tensor shapes. Consequently, we define a shape function to compute the output
shape for storage allocation and verify the type relation in accord with the semantics of every operator. The shape function is similar in structure to the type relations described in Section 3.1 but are present at runtime instead of compile-time. It enables compiling and embedding the computation of output shapes into the program.

Based on the characteristics of operators, we divide the shape functions in three different modes: data independent, data dependent, and upper bound. Data independent shape functions are used for operators in which the output shape only depends on the shapes of inputs such as normal 2-D convolution. Data dependent shape functions require the concrete input values to compute the output shape. For example, the output shape of \texttt{argmax} depends on the value of start, stop, and step. In addition, there are certain optimizations with other passes. For example, if one needs to perform static memory planning on the data flow it explicitly allocates its output storage. Before execution, the system then performs static memory planning on the data flow graph enabling efficient pre-allocation of the output buffers. Due to this “out-of-band” nature of memory allocation, it is challenging to customize, modify, or compose memory optimizations with other passes. For example, if one needs to adjust memory allocation for heterogeneous execution, modifications to the runtime are required. TVM’s graph runtime is one such example of static memory planning. Due to the coarse-grained memory semantics of deep learning models, it is essential that memory optimizations occur at a suitably high-level of abstraction, unlike traditional compilers. Existing work provides no clear path to performing static optimization on dynamic memory allocation.

In order to perform what we refer to as “dynamic memory planning” we have extended TVM to transform its IR with implicit memory allocations to one with explicit buffer allocation and manipulation. The key to this transformation is an inter-procedural change of calling convention, with each operator now taking its outputs explicitly. The transformation makes it possible to track and optimize dynamic memory allocations in the IR. In order to perform this optimization we have introduced four new IR constructs, (a) \texttt{invoke\textunderscore mut(op, inputs, outputs)} which takes outputs as mutable in-out arguments, (b) \texttt{alloc\textunderscore storage(size, alignment, device)} which allocates a region of memory of a particular size, (c) \texttt{alloc\textunderscore tensor(storage, offset, shape, dtype, attrs)} which allocates a tensor at a particular storage offset with a shape and data type, and (d) \texttt{kill(tensor)} which frees a tensor before its reference count becomes zero due to exiting the frame.

We illustrate how this works with an example of transforming a single statically shaped operation such as broadcasting addition. Note that in the below code examples \texttt{Tensor<d1,...,dn>} is shorthand for a tensor of shape \((d1,\ldots,dn)\), which allocates a tensor at a particular storage offset with a shape and data type, and (d) \texttt{kill(tensor)} which frees a tensor before its reference count becomes zero due to exiting the frame.

![Code example](image)

Here we only must allocate a single buffer, that is, the return buffer for the addition operation.

![Code example](image)

The above transformation replaces the operator invocation \texttt{add} to code which first allocates an output tensor from backing storage at offset zero, and call to \texttt{invoke\textunderscore mut}. For the sake of space, we present a more complex example in the [Appendix A](image) which illustrates how to handle memory allocation when operators have dynamic shaped inputs. The key insight is to internalize a notion of memory allocation into the IR, enabling static optimization of both static and dynamic allocations in the presence of control and dynamic shapes. Now that all allocations are explicit in the IR, we
We introduce a unification based analysis for computing device copy. As discussed in Section 3.2, shape functions are executed at runtime to calculate the output shape of an operator. These functions should execute on the CPU as their outputs are used to compute the size of allocated memory. In the case of heterogeneous execution (i.e., CPU and GPU), it is essential to carefully place the execution of IR nodes to proper devices. Otherwise, considerable overhead from data transfers and device synchronization will occur if the inputs to shape functions and kernels need to be copied from or to GPU. To minimize the performance penalty, we analyze the program to place sub-expressions on the most suitable devices.

We introduce a unification based analysis for computing the correct device placement and allocation based on the previous scheduling of the compute kernels. The goal of our device analysis is to assign each IR node properly to a device, including source and destination. Each expression in the IR defaults to the empty domain, meaning no constraint on its device placement. In addition, a new IR construct, device_copy, is introduced to facilitate the heterogeneous execution of the Nimble runtime. It represents a data transfer between different devices and is inserted when a cross-device data copy is mandatory. We formulate a set of device placement rules which describes how device constraints flow, and then we use unification, a technique common in type inference and compilers, to compute the precise device placement. Figure 2 depicts some highlights of the rules to assign and propagate the device types: (a) both inputs and outputs of shape function are assigned to CPU, (b) the output of device_copy is assigned to the device that is copied to, (c) all arguments to invoke_mut should have the same device domain. The full set of rules can be found in the Appendix B.

Based on these rules, we use a union-find data structure to bidirectionally propagate and unify the device placement of each IR node. We introduce two operations, union(s, t) and find(s), to achieve DeviceDomain unification throughout the entire program. union(s, t) unions the equivalence device domains of s and t into one equivalence domain when the device types match. find(s) returns the representative of the device domain that s belongs to. These two operations are applied until all IR nodes are annotated. If there is no constraint to a device domain, we assign the compilation target (i.e., GPU) to it in favor of better kernel performance. The result of the heterogeneous device placement composes with memory planning and shape function insertion resulting in correctly placed allocations.

3.4 Heterogeneous Device Placement

As discussed in Section 3.2, shape functions are executed at runtime to calculate the output shape of an operator. These functions should execute on the CPU as their outputs are used to compute the size of allocated memory. In the case of heterogeneous execution (i.e., CPU and GPU), it is essential to carefully place the execution of IR nodes to proper devices. Otherwise, considerable overhead from data transfers and device synchronization will occur if the inputs to shape functions and kernels need to be copied from or to GPU. To minimize the performance penalty, we analyze the program to place sub-expressions on the most suitable devices.

We introduce a unification based analysis for computing the correct device placement and allocation based on the previous scheduling of the compute kernels. The goal of our device analysis is to assign each IR node properly to a device, including source and destination. Each expression in the IR defaults to the empty domain, meaning no constraint on its device placement. In addition, a new IR construct, device_copy, is introduced to facilitate the heterogeneous execution of the Nimble runtime. It represents a data transfer between different devices and is inserted when a cross-device data copy is mandatory. We formulate a set of device placement rules which describes how device constraints flow, and then we use unification, a technique common in type inference and compilers, to compute the precise device placement. Figure 2 depicts some highlights of the rules to assign and propagate the device types: (a) both inputs and outputs of shape function are assigned to CPU, (b) the output of device_copy is assigned to the device that is copied to, (c) all arguments to invoke_mut should have the same device domain. The full set of rules can be found in the Appendix B.

Based on these rules, we use a union-find data structure to bidirectionally propagate and unify the device placement of each IR node. We introduce two operations, union(s, t) and find(s), to achieve DeviceDomain unification throughout the entire program. union(s, t) unions the equivalence device domains of s and t into one equivalence domain when the device types match. find(s) returns the representative of the device domain that s belongs to. These two operations are applied until all IR nodes are annotated. If there is no constraint to a device domain, we assign the compilation target (i.e., GPU) to it in favor of better kernel performance. The result of the heterogeneous device placement composes with memory planning and shape function insertion resulting in correctly placed allocations.

3.5 Symbolic Codegen

Deep learning compilers (Chen et al., 2018a; Ragan-Kelley et al., 2013) have demonstrated competitive performance compared to manually tuned kernels on multiple platforms. Recent trends apply machine learning based search to further reduce or eliminate complex manual performance tuning using either template based (Chen et al., 2018b; Zheng et al., 2020b) or search based (Adams et al., 2019; Zheng et al., 2020a) approaches. However, existing work which focuses on tuning in the presence of static shapes falls short with symbolic or dynamic shapes. There are two inherent challenges with regard to codegen of symbolic shapes.

- How to achieve the same performance of kernels generated with symbolic shapes as that with static shapes when applying the same schedule?
- How to extend the machine learning based approach to tune kernels with symbolic shapes?

Loop parallelism and loop tiling are common optimization techniques that exploit multi-core capabilities by achieving data access patterns which are memory hierarchy aware for both CPUs and GPUs. However, the combination of these techniques lead to complex loop boundary conditions. In static cases, we can prove these conditions always hold, and thus eliminate checks that hamper further optimizations such as unrolling. While straightforward to handle with static shapes, it becomes a non-trivial challenge when performing symbolic codegen. If not carefully handled, the boundary condition checks will stay, leading to poor performance.

To address this issue, we generate multiple kernels according to the residues modulo of the tiling factor and then dispatch based on the actual shape at runtime. For example, suppose a symbolic dimension x is tiled by a factor of 8, we then duplicate the generated kernel for 8 times, and replace the symbolic variable x by 8k+r in each copy, where k = ⌊x/8⌋ and r ∈ [0..7]. By applying this technique in conjunction with an enhanced symbolic expression simplification pass, we can eliminate most boundary checks to achieve performance that is nearly identical to kernels compiled with a single
A known issue to machine learning based tuning is that it takes a long time (usually hours) to find the best schedule for a single kernel. When it comes to symbolic shapes, the tuning time can be exponentially longer if we naively tune for every possible shape. In this paper, we extend the template based tuning approach for symbolic shapes to make tuning time tractable. The template based tuning approach takes a human-defined code template and a search space, and searches the best configuration within the search space using machine learning algorithms. We observe that a good configuration for one shape usually performs well on other shapes. Based on this observation, we devise the following mechanism to tune the kernel for symbolic shapes.

1. First replace the symbolic dimensions by a large enough value (e.g., 64) so that the search space can cover most possibilities, and run the tuning algorithm on the static shape for a sufficient number of iterations.
2. Pick top $k$ configurations, apply them to a selection of other shapes, and evaluate their performance.
3. Pick the configuration that performs best on average among shapes previously evaluated.

Empirically, we found that $k = 100$ covers most of the best configurations for other shapes. Current popular dynamic models usually only require kernels with one symbolic variable. As a result, we choose the values of power of two up to 256 in the cross evaluation of other shapes. If there is more than one symbolic variable, a more sophisticated selection approach might be required to limit the evaluation time of step 2. We leave this to the future work. Further, if the workload distribution is known, we can adjust the weighting of known shapes in step 3.

4 Virtual Machine

The conventional runtime of existing deep learning compilers which naively executes a model operator by operator in topological order does not work for executing the compiled modules of dynamic models. A more intelligent and powerful execute engine is required to handle the control flow execution logic, and dispatch different kernels accordingly. In order to achieve these goals and be portable to different platforms, we design and implement a virtual machine (VM)-based runtime.

In Nimble, we compile a dynamic model into a VM executable that contains platform-independent bytecode and platform-dependent kernel code, which can be later loaded and executed. The bytecode consists of a series of instructions that predicate the order of kernel invocation and control flow execution logic. This design compliments conventional runtime’s capability for executing highly optimized kernels but not directly handling orchestration between kernels.

The design of the VM instruction set is motivated by the simple observation that kernel execution dominates neural network execution time. It is quite different from traditional language virtual machines, which contain many instructions that perform little work, leading to a profile where the cost of each instruction executed matters. Our ISA is composed of CISC-style instructions in which each instruction corresponds to a primitive IR expression on tensors, such as allocation and kernel invocation, which in turn may correspond to executing multiple “low-level” operations. For example, LoadConst idx, $reg$ is capable of multiple addressing modes as it first reads the index $idx$ and then loads the data from a constant pool to the destination register $reg$. A complete list of instruction set can be found in the Appendix C. We naturally select a register-based virtual machine design (Davis et al. 2003) for a compact bytecode, which is easy for users to read and modify. We provide the abstraction of an infinite set of virtual registers as it significantly simplifies optimizations and allocation (similar to SSA) and minimizes conceptual barriers to rapid prototyping and modification.

Instructions are represented using a traditional tagged union containing the op-code and the data payload. This representation enables both efficient serialization and instruction decoding and dispatch. Nimble uses variable-length instruction format due to the inclusion of variable sized operands such as data shapes in the instructions.

After we have generated an executable from the compiling phase, we can create an interpreter to load it. When execution begins, the interpreter runs a dispatch loop which checks the op-code and executes the appropriate logic, then repeats. As our instructions are coarse-grained (i.e., they can be viewed as super-instructions), the number of branches generated by the dispatch-loop is lower than traditional programming language VMs, adding negligible overhead compared to ahead of time compilation.

Discussion An alternative solution to the runtime is ahead of time compilation to eliminate dispatch overhead. But due to the granularity of the operations, dispatch time makes up a very small portion in the execution. More importantly, our VM provides flexibility traditionally attributed to virtual machines and a clear compiler/runtime split. We see the potential of VM to be integrated as a runtime module into a larger system. For example, VM can provide resource...
isolation where multiple inference instances share the same hardware in the cloud. Furthermore, a Quality of Service (QoS)-aware system, e.g., (Kang et al., 2018; Yachir et al., 2009), could leverage VM to suspend the current model execution for a higher priority or time-critical model. Last, thanks to the simplicity of the VM design, one can verify the implementation of VM for security and privacy purposes.

5 Evaluation

This section evaluates the performance of Nimble on dynamic models against existing state-of-the-art solutions, as well as its optimization implication. Specifically, the section seeks to answer the following questions:

- What is the overall performance of Nimble for dynamic models compared against state-of-the-art alternatives on various hardware platforms?
- How much overhead does Nimble VM introduce for handling dynamism at runtime?
- How effective are the proposed optimization techniques, such as memory planning and symbolic codegen?

5.1 Experiment setup

All experiments were conducted on Amazon EC2 instances. We evaluated Nimble on three hardware platforms: Intel Skylake CPUs (c5.9xlarge, 18 physical cores, hereinafter called Intel CPU), Nvidia Tesla T4 GPUs (g4dn.4xlarge, 1 card, 2,560 CUDA cores, hereinafter called Nvidia GPU), and ARM Cortex A72 (a1.4xlarge, 16 physical cores, hereinafter called ARM CPU). Although all tests are done on the cloud, our results of ARM CPU are portable to the edge devices, e.g. Raspberry Pi, due to the same architecture.

To study the efficiency of Nimble in handling dynamic models, we compared it with mainstream deep learning frameworks, including TensorFlow (v1.15), MXNet (v1.6), PyTorch (v1.5), DyNet (v2.1), as well as dynamic-specific systems TensorFlow Fold based on TensorFlow v1.0. We were unable to compare Nimble with Cavs (Xu et al., 2018), JANUS (Jeong et al., 2019), or Jeong et al. (Jeong et al., 2018) as none of them is open-source. No public deep learning compiler has claimed support for dynamic models.

Three popular models that represent different classes of dynamism were chosen in this experiment, viz. LSTM (Hochreiter & Schmidhuber, 1997) (dynamic control flow), Tree-LSTM (Tai et al., 2015) (dynamic data structure), and BERT (Devlin et al., 2018) (dynamic data shape). The input size / hidden size used in the LSTM and Tree-LSTM model are 300/512 and 300/150, respectively. We used BERT base implementation. For LSTM and BERT, we used Microsoft Research’s Paraphrase Corpus (MRPC) (Dolan et al., 2005) with variable input lengths as our input dataset.

For Tree-LSTM, we used the Stanford Sentiment Treebank (SST) (Socher et al., 2013) with various tree structures as the input dataset.

5.2 Overall performance

We compared the overall performance of Nimble against baselines for each dynamic model. Nimble successfully accomplished inference for all models on all platforms. However, not all baseline systems could perform inference for these models. For instance, Tree-LSTM only runs on PyTorch, DyNet, and TensorFlow Fold as other frameworks cannot handle dynamic data structures. TensorFlow Fold was not designed to process BERT hence no result was obtainable. We cannot find a BERT implementation on DyNet. Finally, the model inference of Tree-LSTM on Nvidia GPU was omitted as it’s hard to saturate GPU compute capability due to excessive control flows and small kernel sizes, making GPU less favorable deployment targets.

The baseline systems all make use of third-party kernel libraries to achieve high-performance by leveraging the heavily hand-optimized operators, which is handicapped when an operator is not supported on a specific target. However, Nimble has the ability to select either the self-compiled kernels or the ones provided by third-party library based on which one maximizes performance. It uses dynamic dispatch logic to invoke the selected kernels using platform-independent bytecode at runtime.

First, the latency result comparison is shown in Table 1. Nimble consistently outperforms the baseline on both 1- and 2-layer cases, with 2.2×, 1.3×, and 3.2× faster than the best alternative on Intel CPU, Nvidia GPU, and ARM CPU, respectively. We implemented the LSTM model using a for-loop control flow in all systems for fair comparison. PyTorch has an alternative implementation for LSTM that unrolls the LSTM cells along the sequence length and dynamically batches the matrix multiplication for the inputs. Note that this optimization is orthogonal to the control flow handling and can be implemented in Nimble. DyNet is significantly slow on CPU because it only utilizes a single core. We observe that latency on Nvidia GPU is higher than Intel CPU with Nimble. This is because the size of LSTM model is relative small so that it cannot fully utilize the massive parallelism in the GPU. The significant performance improvement of Nimble comes from two aspects: (a) utilizing the deep learning compiler for better kernel fusion and implementation, (b) encoding the control flow into platform-independent instructions with minimal overhead.

Next, we inspected the performance of model inference on Tree-LSTM as exhibited in Table 2. The table shows that Nimble runs substantially faster than the baselines. On PyTorch, the performance speedups are 17.4× on Intel CPU and 19.8× on ARM CPU as PyTorch uses Python to handle the tree data structure. DyNet performs much better than
Table 1: LSTM model inference latency of Nimble, PyTorch (PT), DyNet (DY), MXNet (MX), and TensorFlow (TF) on Intel CPU, Nvidia (NV) GPU, and ARM CPU.

<table>
<thead>
<tr>
<th>Model</th>
<th>Unit: µs/token</th>
<th>1 layer (µs)</th>
<th>2 layers (µs)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Intel NV ARM</td>
<td>Intel NV ARM</td>
<td></td>
</tr>
<tr>
<td>Nimble</td>
<td>47.8 54.6 182.2</td>
<td>97.2 107.4 686.4</td>
<td></td>
</tr>
<tr>
<td>PT</td>
<td>103.6 80.6 2735.9</td>
<td>224.0 158.1 5862.2</td>
<td></td>
</tr>
<tr>
<td>DY</td>
<td>936.4 68.8 5701.6</td>
<td>2350.8 140.7 12811.3</td>
<td></td>
</tr>
<tr>
<td>MX</td>
<td>212.9 135.7 3695.9</td>
<td>401.7 223.8 7768.0</td>
<td></td>
</tr>
<tr>
<td>TF</td>
<td>301.4 304.7 978.3</td>
<td>687.3 406.9 2192.8</td>
<td></td>
</tr>
</tbody>
</table>

Table 2: Tree-LSTM model inference latency.

<table>
<thead>
<tr>
<th>Model</th>
<th>Unit: µs/token</th>
<th>Intel</th>
<th>ARM</th>
</tr>
</thead>
<tbody>
<tr>
<td>Nimble</td>
<td>40.3 86.3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>PyTorch</td>
<td>701.6 1717.1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DyNet</td>
<td>98.2 312.9</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TF Fold</td>
<td>209.9</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 3: BERT model inference latency.

<table>
<thead>
<tr>
<th>Device</th>
<th>TVM (µs)</th>
<th>Nimble (µs)</th>
<th>Kernel (µs)</th>
<th>Others (µs)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>lat. (ms)</td>
<td>lat. (ms)</td>
<td>lat. (ms)</td>
<td></td>
</tr>
<tr>
<td>Intel</td>
<td>223.50 237.41</td>
<td>701.6 1717.1</td>
<td>228.59 8.82</td>
<td>97.2 107.4 686.4</td>
</tr>
<tr>
<td>ARM</td>
<td>455.8 152.9</td>
<td>768.7 125.2</td>
<td>2995.4</td>
<td>701.6 1717.1</td>
</tr>
<tr>
<td>Nvidia</td>
<td>2350.8 140.7</td>
<td>307.0 95.2</td>
<td>2862.6</td>
<td>5862.2</td>
</tr>
</tbody>
</table>

Table 4: BERT model latency (sequence length 128) using TVM and Nimble on different hardware. kernel latency shows the time of kernel execution in Nimble, and others shows the extra latency introduced by other instructions.

TVM is 5% to 25% faster than Nimble on static shapes, though the absolute latency difference is small. The overhead comes from two aspects: (a) kernels generated with symbolic shapes cause extra overhead in the index computation; (b) other instructions in the VM are required to handle the dynamic execution, such as shape functions, dynamic memory allocation, instruction dispatch, etc. On Nvidia GPU, most of the bytecode latency is overlapped with the GPU execution thanks to the heterogeneous device placement (Section 3.4), and therefore the overhead of other instructions is negligible.

Memory planning proposed memory planning to coalesce memory allocation together and reuse the already allocated memory chunks. This pass reduces the number of buffer allocation by 47%, and the memory allocation latency is reduced by 75% on Intel CPU. We also compared the memory usage of Nimble with memory planning to TVM which statically analyze and pre-allocate memory on popular computer vision models such as ResNet (He et al., 2016), MobileNet (Howard et al., 2017), VGG (Simonyan & Zisserman, 2014) and SqueezeNet (Iandola et al., 2016). It turned out that Nimble uses up to 8% more memory footprint.

Symbolic codegen We selected 3 dense layers from BERT model and compared the performance between symbolic codegen and static codegen on ARM CPU. For symbolic codegen, we use any as the sequence length during the compilation and evaluate the kernel with the sequence length 128 at runtime. For static codegen, we directly set the sequence length to 128 at compilation time. Figure 3 illustrates the relative latency of kernels generated with symbolic shapes to the baseline – kernel compiled with static shapes. The auto-tuning algorithm tiles the symbolic axis by 8 in all three kernels. We varied the number of generated kernels to be dispatched during the symbolic codegen from 8 (full dispatch) to 1 (no dispatch) as described in Section 3.5. We observe that symbolic codegen with full dispatch can achieve nearly...
identical performance to that for static codegen, while reducing the number of kernels hurts the performance. Similar trends are seen in dense operators with different shapes, other operators, and on other platforms.

6 Related Work

This section contrasts Nimble to existing solutions for executing dynamic neural networks.

Deep learning frameworks Some frameworks support dynamic control flow via the addition of primitives in their graph representations, such as switch and merge in TensorFlow [Yu et al., 2018] and foreach, cond, and while_loop in MXNet [Zeng, 2018]. Indirect encodings of control flow require specialized data-flow runtimes which handle operations like switch, or hybrid runtimes which separate execution of the control and data planes. Both are heavily intrusive to the framework codebase. In addition, there have been many framework extensions to support different kinds of dynamism. TensorFlow Fold [Looks et al., 2017] conducts an analysis of the user’s provided computation graph to identify dynamic operations that can be batched together. Once such operations are found, a batched TensorFlow graph is generated which provides shape specialized sub-graphs. Although this may provide speedup, it introduces large overhead as each path must be executed as a separated sub-computation graph, as well as limits further optimization. Jeong et al. [Jeong et al., 2018] and JANUS [Jeong et al., 2019] also extend TensorFlow to improve the performance for dynamic models. These extensions are framework specific and are not directly related to compilation techniques we employ. The use of speculative execution is complimentary to our techniques.

DyNet [Neubig et al., 2017] and PyTorch [Paszke et al., 2019] use host language features (i.e., Python’s control flow) to dynamically unroll control flow to produce a static trace of a dynamic model. Tracing based approaches provide a flexible and friendly programming model at the cost of ahead of time optimization. Additionally, it requires the creation of a data flow graph for each trace, introducing overhead for control-flow constructs and limiting whole-program optimization, a challenge also faced in traditional tracing JIT compilation. JAX [Bradbury et al., 2018] also supports restricted forms of dynamic networks but its optimizations are fundamentally restricted by XLA, its underlying compiler. For example, dynamic value dependent control-flow is not supported in JAX’s JIT mode. In contrast Nimble makes dynamic behaviors less costly to use without compromising performance for the static subset.

In addition, frameworks rely on third-party libraries [Chetlur et al., 2014] to implement operators with different data shapes, namely, they achieve good performance for models with dynamic shapes on a specific hardware platform only if the corresponding high-performance third-party library supports an operation. Therefore, frameworks, as well as the runtime systems derived from them for dynamic models [Xu et al., 2018; Gao et al., 2018], generally perform poorly on devices in the second tier of support such as ARM CPU, and on operator and shape combinations not found in popular benchmarks. In contrast Nimble works across all platforms and can generate performant code for new shapes and new devices on demand (Section 3.5).

Deep learning compilers Existing deep learning compilers, including XLA [XLA Team, 2017], TVM [Chen et al., 2018a], and Glow [Rotem et al., 2018], can compile deep learning models to run on multiple hardware platforms with accelerated performance. However, little work has been done on optimizing compilation for dynamic neural networks. MLIR [Lattner et al., 2021] is a promising direction and its IR supports dynamic shapes, but no dynamic optimizations or end to end performance have been reported yet. Nimble’s compilation and VM design is largely inspired by production compilers and VMs, such as LLVM [Lattner & Adve, 2004], GCC [GCC, 2019], and JVM [JVM, 2013] for general solutions to handle dynamic behaviors, such as control flow and variable-length input arrays.

7 Conclusion

This paper proposed Nimble, an end-to-end compiler and runtime solution to dynamic neural networks. Nimble is the first deep learning compiler that supports neural networks with dynamism, via a lightweight and portable VM-based runtime for executing compiled models on multiple platforms. Experimental results showed that Nimble efficiently executed popular dynamic models on multiple platforms with better performance and broader coverage compared to the state-of-the-art. Future work includes enabling dynamic model inference on emerging AI accelerators and high-performance training of dynamic models.
Nimble: Efficiently Compiling Dynamic Neural Networks for Model Inference

REFERENCES


Kang, L., Zhao, W., Qi, B., and Banerjee, S. Augmenting self-driving with remote control: Challenges and directions. In Proceedings of the 19th International Workshop
Nimble: Efficiently Compiling Dynamic Neural Networks for Model Inference


Yu, Y., Abadi, M., Barham, P., Brevdo, E., Burrows, M.,
Davis, A., Dean, J., Ghemawat, S., Harley, T., Hawkins,
P., et al. Dynamic control flow in large-scale machine
learning. In Proceedings of the Thirteenth EuroSys Con-


Zheng, D. Optimize dynamic neural network models with
control flow operators, 7 2018. URL [https://cwiki
.apache.org/confluence/display/MXNET/
Optimize+dynamic+neural+network+
models+with+control+flow+operators]

Wang, Y., Yang, J., Zhuo, D., Sen, K., Gonzalez, J. E.,
and Stoica, I. Ansor: Generating high-performance tensor
programs for deep learning. In 14th USENIX Symposium
on Operating Systems Design and Implementation (OSDI

Flextensor: An automatic schedule exploration and opti-
mization framework for tensor computation on hetero-
geous system. In Proceedings of the Twenty-Fifth Inter-
national Conference on Architectural Support for Program-
ming Languages and Operating Systems, pp. 859–873,
2020b.
APPENDICES

A MEMORY PLANNING EXAMPLE

In the case of operators with dynamic shaped inputs, we need to insert shape functions before the kernel invocation to compute the output shapes and allocate memory accordingly as detailed in Section 3.3. Our uniform treatment of shape functions as standard tensor expressions enables them to be fused and optimized like normal, but one challenge is that we must now manifest memory allocations in a fixed point until we allocate the outputs for both the compute and necessary shape functions. We illustrate this below how the explicit memory allocation transformation works with a single dynamic concatenation.

```plaintext
fn (x: Tensor<?, 2>, y: Tensor<1, 2>)
  ->Tensor<?, 2> {
    concat((%x, %y))
  }
```

This is the same transformation as the simple example shown in Section 3.3 with the addition of carefully inserting invocations to the shape function to compute sizes of output buffers for the dynamically sized kernel.

```plaintext
fn (x: Tensor<?, 2>, y: Tensor<1, 2>)
  ->Tensor<?, 2> {
    let in_sh0 = shape_of(x);
    let in_sh1 = shape_of(y);
    let buf0 = alloc_storage(16, 64, ...);
    let out_sh0 = alloc_tensor(buf0, ...);
    invoke_shape_func(concat, (in_sh0, in_sh1), (out_sh0), ...);
    let buf1 = alloc_storage(...);
    let out0 = alloc_tensor(buf1, out_sh0, ...);
    invoke_mut(concat, (x, y), (out0));
    out_0
  }
```

After the transformation you may notice we have introduced a call to `invoke_shape_func` which invokes a shape function for a kernel (line 7). The shape function requires input shapes as arguments which further require us to invoke `shape_of` for both `%x` and `%y` (line 3-4). `shape_of` will be directly mapped to a VM instruction to retrieve the shape of a tensor at runtime. The transformation also inserts an additional storage and tensor allocation for the output of the shape function (line 5-6).

B HETEROGENEOUS DEVICE PLACEMENT RULES

The full set of heterogeneous device placement rules are listed below:

- `shape_of`. These IRs take the output of one or multiple `shape_of` and then derive the shape of an operation according to predefined type inference rules. The output of a shape function is used to compute the amount of memory that this operator requires at runtime, which only needs a few cheap scalar arithmetic computation. Therefore, the inputs and outputs would be better on a CPU domain as well.

- `device_copy`. The input and output of this IR are on different domains as it copies data from one domain to another. The device domains of the input and output are propagated in the opposite directions to other IR nodes that are reachable to/from the device copy node.

- Memory operations. The device domain of storage from `alloc_storage` is designated in the expression, and later is propagated to the device domain of the tensors allocated from this storage via `alloc_tensor`.

- `invoke_mut`. All arguments used in the `invoke_mut` must have the same device domain.

- Other common IR nodes. The device domain of other common IR nodes, e.g. variables, constants, operators, etc., can be directly propagated from the above nodes.

C VM ISA

Table C.1 details the opcode and the functionality of each instruction. Recall that Nimble is designed to support neural networks with dynamic features, such as control flow and dynamic data structures etc., in a portable, high-performance, and light-weight manner. A set of instructions are proposed to fulfill this task. These instructions provide not only high-level information about the dynamic model behavior but also an architectural level interface for better orchestration and virtualization of the execution of control logic and optimized operator kernels. The current instruction set only contains 22 instructions for dynamic model inference. It largely reduces the dispatching overhead and simplifies bytecode serialization and deserialization. We categorize these instructions as follows:

- Register-to-Register Operations. Register-to-Register operations, e.g. `Move`, transfer data between different offset of the register file. Objects are reference counted, make use of copy-on-write and passed by reference ensuring register operations are cheap even if the size of underlying container is large.

- Memory Operations. Memory operations can allocate space for tensors, load constant tensors, and so on. Due to the design of our constant pool, weights (which are constant during inference) can remain in-memory
<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Move</td>
<td>Moves data from one register to another.</td>
</tr>
<tr>
<td>Ret</td>
<td>Returns the object in the result register to the caller’s register.</td>
</tr>
<tr>
<td>If</td>
<td>Jumps to the true or false offset depending on the condition.</td>
</tr>
<tr>
<td>Goto</td>
<td>Unconditionally jumps to an offset.</td>
</tr>
<tr>
<td>LoadConst</td>
<td>Loads a constant at an index from the constant pool.</td>
</tr>
<tr>
<td>LoadConsti</td>
<td>Loads a constant immediate.</td>
</tr>
<tr>
<td>AllocStorage</td>
<td>Allocates a storage block on a specified device.</td>
</tr>
<tr>
<td>AllocTensor</td>
<td>Allocates a tensor object with a static shape from a storage.</td>
</tr>
<tr>
<td>AllocTensorReg</td>
<td>Allocates a tensor object given the shape in a register.</td>
</tr>
<tr>
<td>AllocADT</td>
<td>Allocates a data type using the entries from a register.</td>
</tr>
<tr>
<td>AllocClosure</td>
<td>Allocates a closure with a lowered virtual machine function.</td>
</tr>
<tr>
<td>FreeStorage</td>
<td>Free allocated memory back to memory manager.</td>
</tr>
<tr>
<td>FreeTensor</td>
<td>Release the memory occupied by a tensor back to the storage object.</td>
</tr>
<tr>
<td>Invoke</td>
<td>Invokes a function.</td>
</tr>
<tr>
<td>InvokeClosure</td>
<td>Invokes a closure.</td>
</tr>
<tr>
<td>InvokePacked</td>
<td>Invokes an optimized operator kernel.</td>
</tr>
<tr>
<td>Field</td>
<td>Gets the value at a certain index from a VM object.</td>
</tr>
<tr>
<td>GetTag</td>
<td>Gets the tag of an Algebraic Data Types (ADT) constructor.</td>
</tr>
<tr>
<td>DeviceCopy</td>
<td>Copies a chunk of data from one device to another.</td>
</tr>
<tr>
<td>ShapeOf</td>
<td>Retrieves the shape of a tensor.</td>
</tr>
<tr>
<td>ReshapeTensor</td>
<td>Assigns a new shape to a tensor without altering its data.</td>
</tr>
<tr>
<td>Fatal</td>
<td>Raises fatal in the VM.</td>
</tr>
</tbody>
</table>

Table C.1: The opcode and the description of Nimble’s instruction set.

with no specialized support. They can be referenced by the LoadConst instruction. FreeStorage and FreeTensor free the memory before the reference count becomes zero.

- **Call Operations.** Call operations are the most frequently executed instructions. The ISA has specialized call instructions for invoking a global function, a kernel primitive, and a closure. InvokePacked is the most performance-critical one. It is in charge of invoking the operator kernels that are optimized either by the underlying deep learning compiler or a third-party library. Kernel primitives are ahead-of-time compiled and can leverage both compiler-generated kernels and the third-party libraries using the dispatch function described in Section 3.5. On the other hand, both Invoke and InvokeClosure call into a global VM function where a closure object carries the captured registers.

- **Miscellaneous Operations.** To ease compiler optimizations (e.g., memory planning and device placement) and code generation, we offer the native support of several instructions in the VM, namely ShapeOf, DeviceCopy, and ReshapeTensor. These three instructions are used to directly manipulate runtime data, such as extracting the shape of a tensor, moving data between different devices, and transforming the shape of a tensor. With the help of them, we could preserve more coarse-grained IR at the frontend making optimization simpler.

- **Control Flow Operations.** Unconditional jump instructions, e.g., Goto and Ret, are used by both static and dynamic models to jump to a specific program point. Only dynamic models need conditional control operations, e.g., If, to determine the direction of branching. The interpreter updates the PC using the offset from either the true branch or false branch based on the conditional value.